module mux_2_to_1(a, b, sel, out, outbar);
	input a, b, sel;
	output out, outbar;
	wire out, outbar;
	assign out = (sel == 1) ? a : b;
	assign outbar = ~out;
endmodule //